

1	Cover Sheet
2	Block Diagram
3	Clock Distribution
4	CPU-CLK/Control/MISC/PEG
5	CPU-Memory
6	CPU-Power
7	CPU-GND
8	DDR III DIMM 2
9	DDR III DIMM 1
10	PCH-PCIE/DMI/USB/CLK
11	PCH-SATA/HOST/GPIO/DDI/VGA
12	PCH-SMB/LPC/AUDIO/RTC
13	PCH-Power
14	PCH-GND
15	SIO-NCT5537D
16	PCIE x16 and x1 Slots
17	Mini PCIE
18	Audio Codec-ALC662
19	Gigabit LAN-RTL8111GA
20	Front / Rear USB Connectors
21	SATA / FAN
22	PCH & ME Core Power
23	DDR Power
24	VRD12.5-ISL95816HRZ 3 Phase
25	VCCP
26	ATX/F_Panel/EMI/LED
27	CPU/PCH XDP&USB PW-Discharge
28	HDMI
29	VGA
30	Manual & Option Parts
31	Reset/Pwrok/PON
32	Power Map
33	GPIO Table
34	History

MS-7869

Version : 1.0

CPU :

Intel Haswell Processor

System Chipset :

Intel Lynx Point Chipset

On Board Chipset :

VRM 12.5 --ISL95816HRZ 3 Phase

Gigabit LAN-RTL8111GA

HDA Codec -- Realtek ALC662-VD

Super I/O -- NCT5537D

SPI Flash 64Mb

Main Memory :

2 Channel DDR III * 2 (Max 8GB)


Expansion Slot :

PCI Express x16 Slot * 1


PCI Express x1 Slot * 1


Mini PCIE Slot * 1



 MICRO-START INT'L CO., LTD.	
Cover Sheet	
Docu. Number	Rev
Acer SharkBay	1.0
<small>DATE: 2014/01/20</small>	



www.schematic-x.blogspot.com











Saliva Conc. Between CHA And CHB MCC2



VCC3 VTT_DDR








BOM ID

The diagram shows the BIOS chip (93C46) with the following connections:


- Pin 1: VCC3
- Pin 2: BIOS
- Pin 3: BIOS
- Pin 4: BIOS
- Pin 5: BIOS
- Pin 6: BIOS
- Pin 7: BIOS
- Pin 8: BIOS

BIOS Device Select

BOOT DEVICE	GPIO51	GPIO19
LPC	0	0
SPI	1	1



HDA_SDO is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal input can be tied to a jumper which connects the input to power through an external pull up (I193) ONLY. When this signal is asserted, the Flash Security gets overridden for ease of image programming.


**MSI**
MICRO-START INT'L CO., LTD.

PCH-SMB/LPC/AUDIO/RTC

Acer SharkBay


1.0

AF25, AD25 Connect To ASN POWER(DT CRB0.7)




POWER

AG1 Connect To VCC3 POWER(DT CRB0.7)




Place C283, C287 near P14, P16, P17, P26, P28
C285 near M14 C288 near U12 C289 near W14
C291 near AB2 C295 near V16 C297 near AA16, W16
C300 near AF22, AF19
Place C303 near AV4, AR4, AT5, AP5
C634 near AG1 C633 near W30 C304 near AF26
Place C630 near AN33 C301 near AK20
C631 near AW26 C302 near AP35
Place C635 near T14
Place C636 near AW39
Place C312, C311 near AD17, AD19
Place C306 near AW21 C632 near B6



3.3V_ME
0.016A

For use Realtek LAN support Acer IOAC function, VCCBP1 and VCCASW could connect core power
When support Intel AMT and Acer IOAC use Intel LAN chip, VCCBP1 and VCCASW need connect suspend power




MSI MICRO-START INTL CO., LTD

PCH-Power



DocuID: PCH-Power


Acer SharkBay

1.0























Azalia Codec-ALC662






When use Intel lan chip, will choose SLP_LAN to control LAN power, if use Realtek LAN chip, choose PCH_OP1031 to control.
because SLP_LAN# can control ME and ME need suspend power can be control SLP_LAN#, SLP_LAN# when S3, S4, S5 state for Acer IOAC when use Intel lan chip



Control PIN






Default (2nd)	CTL1	CTL2	CTL3	ILIM_SEL
CDP(S0)	1	1	1	1
SDP(S3)	1	1	1	0
DCP(S4/S5)	0	1	1	1

Unstuff:Q118,R220,R795,R797,R798,R796,R413,Q117,R331,R800,R221

Reserve(3rd)	CTL1	CTL2	CTL3	ILIM_SEL
CDP(S0)	1	1	1	1
SDP(S3)	0	1	1	1
DCP(S4/S5)	0	1	1	1


Unstuff:R799,R795,R797,R798,R796,R358,R800,R221

```
S0 DCP: not support
    CDP: 1.5A
    SDP: 0.5A others not support
S3 SDP:0.5A(support wake) 0111 or 1110
S4 DCP:1.5A
S5 DCP:1.5A
```




Pin 1 should provide 1.5A charge when power state at S0/S4/S5.


SATA Connector




CPU Fan



System Fan




1.5V Power




PCH Core Power Control

PCH Core Power



PCH ME Power






For use Realtek LAN support Acer IOAC function ,VCCSPI and VCCASW could connect core power
When support Intel AMT and Acer IOAC use Intel LAN chip ,VCCSPI and VCCASW need connect suspend power

PCH ME Power Control




DDRIII DIMM Power


$$V_{out} = 0.6 \cdot (R270 + R272) / R272$$



DDRIII Regulator Power Source




reserve some power supply VCC3 delay long time after VCC5 . the chip U7501 5VDRV1 work when VCC5 ready(when VCC5 up to 4.2V and 5VDRV1 delay 6ms assert), but VCC3 not ready and let 3VSB sequence fail



The processor supports two channels of DDR3/DDR3L @ 1.5V with a maximum of two UDIMMs per channel.


Deep Sx Power

$$V_{out} = 0.8 \cdot (R461 + R449) / R461 = 3.392 \text{ V}$$




change R442 from 81.1000u to 80.1200u (J11-J111A1-H07) for G3-S5 ATX_VSB Inrush current Issue

3V Standby Power



MPCIE Power


PCB_GPIO72 need keep high logic when G3-S5 for if keep low will be make PCB cannot be work normal





When use Intel lan chip,will choose SLP_WLAN# to control MINIPCIE power;if use Realtek LAN chip,choose PCB_GPIO72 to control. because SLP_WLAN# be control and ME need suspend power can be control SLP_LAN#,SLP_WLAN# when S3,S4,S5 state for Acer IOAC when use Intel lan chip


DDRIII Termination Power

$$0.75V - 1.1A - 0.825W$$




DDRIII I/O power decoupling caps.











every box added for richtek and on colay

SharkBay VR12.5 Power Circuit - 3 Phase







C71-5610611-N07






MSI MICRO-START INTL CO., LTD			
VCCP			
Docu	Docu Number	Rev	
Acer SharkBay		1.0	
Rev	Thursday, May 11, 2017	Board	24 of 31

5VSB Power Switch



VCC5_SB Trace Width 80mils




HDD LED




Power LED




Buzzer Circuit







Cap For EMI




Reserve debug port 5020




HDMI level shifter







Manual Parts




Simulation




G3 w/RTC Loss to S4/S5 (With Deep Sx Support) Timing Diagram




S5 to S0 Timing Diagram




PWROK MAP




RESET MAP



G3-S5



S5-S0






Figure 32-2. Platform Power Map

Internal Switch


CPU_VTT

attery

Internal Switch

V_1P0_LAN

Figure 32-2. Platform Power Map



PCH

GPIO	Alt Function	I/O/NC	Power	Tol	Default	Signal Name
GPIO[0]	BMBUSY#	I/O	Main	3.3V	GPI	BM_BUSY#
GPIO[1]	Unmuxed	I/O	Main	3.3V	GPI	PCH_GPIO1
GPIO[2]	PIRQE#	I/O	Main	5V	GPI	SPI_WP#_PCH
GPIO[3]	PIRQF#	I/O	Main	5V	GPI	SMI#
GPIO[4]	PIRQG#	I/O	Main	5V	GPI	PCH_GPIO4
GPIO[5]	PIRQH#	I/O	Main	5V	GPI	PCH_GPIO5
GPIO[6]	Unmuxed	I/O	Main	3.3V	GPI	PCH_GPIO6
GPIO[7]	Unmuxed	I/O	Main	3.3V	GPI	PCH_GPIO7
GPIO[8]	Unmuxed	I/O	Resume	3.3V	GPO	PCH_GPIO8
GPIO[9]	OC5#	I/O	Resume	3.3V	Native	USB_OCP#5
GPIO[10]	OC6#	I/O	Resume	3.3V	Native	USB_OCP#6
GPIO[11]	SMBALERT#	I/O	Resume	3.3V	Native	PCH_SMBALERT#
GPIO[12]	LAN_PHY_PWR_CTRL	I/O	Resume	3.3V	Native	LAN_DISABLE#
GPIO[13]	Unmuxed	I/O	Resume	3.3V	GPI	PCH_GPIO13
GPIO[14]	OC7#	I/O	Resume	3.3V	Native	MINI_PWRON
GPIO[15]	Unmuxed	I/O	Resume	3.3V	GPO	MINI_PWRON2
GPIO[16]	SATA4GP	I/O	Main	3.3V	GPI	PCH_GPIO16
GPIO[17]	Unmuxed	I/O	Main	3.3V	GPI	PCH_GPIO17
GPIO[18]	PCIECLKRQ1#	I/O	Main	3.3V	Native	ONE_KEY_DET
GPIO[19]	SATA1GP	I/O	Main	3.3V	GPI	PCH_GPIO19
GPIO[20]	PCIECLKRQ2#	I/O	Main	3.3V	Native	PCIECLKREQ2#
GPIO[21]	SATA0GP	I/O	Main	3.3V	GPI	PCH_GPIO21
GPIO[22]	SCLOCK	I/O	Main	3.3V	GPI	PCH_GPIO22
GPIO[23]	LDRQ1#	I/O	Main	3.3V	Native	LDRQ1#
GPIO[24]	Unmuxed	I/O	Resume	3.3V	GPO	PCH_GPIO24
GPIO[25]	Unmuxed	I/O	Resume	3.3V	Native	PCH_GPIO25
GPIO[26]	Unmuxed	I/O	Resume	3.3V	Native	PCH_GPIO26
GPIO[27]	Unmuxed	I/O	DSW	3.3V	GPI	LAN_WAKE#
GPIO[28]	Unmuxed	I/O	Resume	3.3V	GPO	PCH_GPIO28
GPIO[29]	SLP_WLAN#	I/O	Resume	3.3V	Native	SLP_WLAN#
GPIO[30]	SUS_PWRDN_ACK/SUS_WARN#	I/O	Resume	3.3V	GPI	PCH_SUSWARN#
GPIO[31]	Unmuxed	I/O	DSW	3.3V	GPI	PCH_GPIO31
GPIO[32]	Unmuxed	I/O	Main	3.3V	GPO	PCH_GPIO32
GPIO[33]	HDA_DOCK_EN#	I/O	Main	3.3V	GPO	SPI_HOLD_GPO#
GPIO[34]	STP_PCI	I/O	Main	3.3V	GPI	STP_PC#
GPIO[35]	Unmuxed	I/O	Main	3.3V	GPO	PCH_GPIO35
GPIO[36]	SATA2GP	I/O	Main	3.3V	GPI	PCH_GPIO36

SIO(NCT5537D)

PIN NAME	USAGE	Input/Output	NOTES
GPI04	GP04	Input	reserve pull high
GPI020	KBDATA	Input	Keyboard data in
GPI021	KBCLK	Output	keyboard clock out
GPI022	MSDATA	Input	Mouse data in
GPI023	MSCLK	Output	Mouse clock out
GPI024	SIO_GPIO24	Output	pull high
GPI025	SMI#	Input	SIO SMI# generation

PCH

GPIO	Alt Function	I/O/NC	Power	Tol	Default	Signal Name
GPIO[37]	SATA3GP	I/O	Main	3.3V	GPI	PCH_GPIO37
GPIO[38]	SLOAD	I/O	Main	3.3V	GPI	PCH_GPIO38
GPIO[39]	SDATAOUT0	I/O	Main	3.3V	GPI	PCH_GPIO39
GPIO[40]	OC1#	I/O	Resume	3.3V	Native	USB_OCP#1
GPIO[41]	OC2#	I/O	Resume	3.3V	Native	USB_OCP#2
GPIO[42]	OC3#	I/O	Resume	3.3V	Native	PCH_GPIO42
GPIO[43]	OC4#	I/O	Resume	3.3V	Native	USB_OCP#4
GPIO[44]	PCIECLKRQ5#	I/O	Resume	3.3V	Native	PCIECLKREQ5#
GPIO[45]	PCIECLKRQ6#	I/O	Resume	3.3V	Native	DEPOP_GPIO
GPIO[46]	PCIECLKRQ7#	I/O	Resume	3.3V	Native	PCH_GPIO46
GPIO[48]	SDATAOUT1	I/O	Main	3.3V	GPI	COM_GPIO1
GPIO[49]	SATA5GP	I/O	Main	3.3V	GPI	PCH_GPIO49
GPIO[50]	Unmuxed	I/O	Main	3.3V	GPI	PCH_GPIO50
GPIO[51]	Unmuxed	I/O	Main	3.3V	GPO	PCH_GPIO51
GPIO[52]	Unmuxed	I/O	Main	3.3V	GPI	PCH_GPIO52
GPIO[53]	Unmuxed	I/O	Main	3.3V	GPO	PCH_GPIO53
GPIO[54]	Unmuxed	I/O	Main	3.3V	GPI	PCH_GPIO54
GPIO[55]	Unmuxed	I/O	Main	3.3V	GPO	PCH_GPIO55
GPIO[57]	Unmuxed	I/O	Resume	3.3V	GPI	PCH_GPIO57
GPIO[58]	SML1CLK#	I/O	Resume	3.3V	Native	SMLINK1_CLK
GPIO[59]	OC0#	I/O	Resume	3.3V	Native	USB_OCP#0
GPIO[60]	SML0ALERT#	I/O	Resume	3.3V	Native	PCH_SML0ALERT#
GPIO[61]	SUS_STAT#	I/O	Resume	3.3V	Native	PCH_GPIO61
GPIO[62]	SUSCLK	I/O	Resume	3.3V	Native	SUS_CLK
GPIO[63]	SLP_S5#	I/O	Resume	3.3V	Native	SLP_S5#
GPIO[64]	CLKOUTFLEX0	I/O	CORE	3.3V	Native	NC
GPIO[65]	CLKOUTFLEX1	I/O	CORE	3.3V	Native	NC
GPIO[66]	CLKOUTFLEX2	I/O	CORE	3.3V	Native	NC
GPIO[67]	CLKOUTFLEX3	I/O	CORE	3.3V	Native	SIO_48M
GPIO[68]	Unmuxed	I/O	CORE	3.3V	GPI	PCH_GPIO68
GPIO[69]	Unmuxed	I/O	CORE	3.3V	GPI	PCH_GPIO69
GPIO[70]	Unmuxed	I/O	CORE	3.3V	GPI	PCH_GPIO70
GPIO[71]	Unmuxed	I/O	CORE	3.3V	GPI	PCH_GPIO71
GPIO[72]	Unmuxed	I/O	DSW	3.3V	Native	PCH_GPIO72
GPIO[73]	PCIECLKRQ0#	I/O	Resume	3.3V	Native	PCH_GPIO73
GPIO[74]	SML1ALERT#	I/O	Resume	3.3V	Native	PCH_SML1ALERT#
GPIO[75]	SML1DATA	I/O	Resume	3.3V	Native	SMLINK1_DATA


DDR-III DIMM Config

DEVICE	ADDRESS(SA1:SA0)	CLOCK
DIMM 1	10	MEM_MB_CLK_H0/L0 MEM_MA_CLK_H1/L1
DIMM 2	00	MEM_MA_CLK_H0/L0 MEM_MA_CLK_H1/L1

GPIO25	SMI#	Input	SIO SMI# generation
GPIO26	NC	NC	NC
GPIO41	SMLINK1_CLK	Output	SM bus link
GPIO42	SMLINK1_DATA	Output	SM bus link
GPIO54	SLP_SUS#	Input	DSW signal which received from PCH
GPIO56	PWR_LED	Output	LED drive signal which shows the system state
GPIO57	NC	NC	NC

SIO(NCT5537D)

PIN NAME	USAGE	Input/Output	NOTES
GPIO75	RSTOUT0#	Output	PCIE reset signal
GPIO76	RSTOUT1#	Output	LPC_Debug card reset signal
GPIO80	CTSA#	Input	COM port signal
GPIO81	DSRA#	Input	COM port signal
GPIO82	RTSA#	Output	COM port signal
GPIO83	DTRA#	Output	COM port signal
GPIO84	SINA	Input	COM port signal
GPIO85	SOUTA	Output	COM port signal
GPIO86	DCDA#	Input	COM port signal
GPIO87	RIA#	Input	COM port signal

 MICRO-START INT'L CO.,LTD	
GPIO Table	
Doc	Rev
Document Number	1.0
Acer SharkBay	
<small>MSI, MICRO-START, Acer SharkBay are registered trademarks of Micro-Star International Co., Ltd. All rights reserved.</small>	

Ver.1.1 history (changed to 1.1 from 1.0)

```

1. F_USB2 protect diode modify Power separate,
Picture 1(old V1.0 ) change to Picture 2(new V1.1)
Picture 1(old V1.0 )
Picture 2(new V1.1)

2. ATX_POWER1 change to P/N: N33-126001-H06, For the positioning column

3. F_USB3_0 header,P/N (Vendor P/N) : N32-2101091-H06 ( BH20Q03BATJ14 ) change to
P/N (Vendor P/N) : N32-2101151-H06 (BH20Q03BATJ14 )

4. Modify ROM, Remove BIOS write protect and CIR header

5. Modify ROM, Add Read CP port

```

